Publicação:
A petri net based timing model for hardware/software co-design of digital systems

Nenhuma Miniatura disponível

Data

2004-12-01

Autores

Orientador

Coorientador

Pós-graduação

Curso de graduação

Título da Revista

ISSN da Revista

Título de Volume

Editor

Tipo

Trabalho apresentado em evento

Direito de acesso

Acesso abertoAcesso Aberto

Resumo

We have recently proposed an extension to Petri nets in order to be able to directly deal with all aspects of embedded digital systems. This extension is meant to be used as an internal model of our co-design environment. After analyzing relevant related work, and presenting a short introduction to our extension as a background material, we describe the details of the timing model we use in our approach, which is mainly based in Merlin's time model. We conclude the paper by discussing an example of its usage. © 2004 IEEE.

Descrição

Palavras-chave

Computational complexity, Computer hardware, Computer science, Computer software, Embedded systems, Field programmable gate arrays, Mathematical models, Timing devices, Cooperative design (co-design), Digital systems, Merlin's time model, Networks on chip (NoC), Petri nets

Idioma

Inglês

Como citar

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, v. 1, p. 65-68.

URI

http://hdl.handle.net/11449/67969

Itens relacionados

Financiadores

Coleções

Artigos

Unidades

Departamentos

Cursos de graduação

Programas de pós-graduação