



# Low-frequency noise investigation of n-channel 3D devices



Maria Glória Caño de Andrade<sup>a,\*</sup>, João Antonio Martino<sup>b</sup>, Eddy Simoen<sup>c</sup>, Cor Claeys<sup>c,d</sup>

<sup>a</sup> UNESP – Univ Estadual Paulista, Group of Automation and Integrated Systems, Av. Três de Março, n. 511, 18087-180 Sorocaba, Brazil

<sup>b</sup> LSI/PSI/USP, University of Sao Paulo, Av. Prof. Luciano Gualberto, trav. 3, n.158, 05508-010 Sao Paulo, Brazil

<sup>c</sup> imec, Kapeldreef 75, B-3001 Leuven, Belgium

<sup>d</sup> E. E. Department, KU Leuven, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium

## ARTICLE INFO

### Article history:

Received 23 February 2015

Received in revised form 31 March 2015

Accepted 7 April 2015

Available online 13 April 2015

### Keywords:

Low-frequency noise

Generation–recombination noise

Flicker noise

Bulk FinFET

3D devices

## ABSTRACT

In this paper, the low-frequency (LF) noise in standard n-channel triple-gate Bulk FinFETs has been experimentally investigated with variation in the fin widths ( $W_{\text{Fin}}$ ), channel lengths ( $L$ ) and gate dielectric. The origin of the noise will be analyzed in order to understand the physical mechanisms involved in 3D device architectures. Although the device scaling brings the idea of noise reduction, we show the opposite behavior because already single electron trapping has a marked impact on the device operation. Significant variation in the noise spectral density has been observed, which is related to the random occurrence of excess Lorentzian components ( $1/f^2$ -like), associated with generation–recombination (GR) noise. In addition, the gate-voltage-dependent GR noise peaks have been studied, which are assigned to gate oxide traps.

© 2015 Elsevier B.V. All rights reserved.

## 1. Introduction

Bulk FinFETs are finding their commercial breakthrough for 22 nm technologies and below due to the superior control over the short-channel effects offered by the multiple-gate architecture [1]. Much attention is nowadays given to the fabrication of tri-gate FinFETs on bulk substrates but, till today there is still discussion on some technical issues associated with the substrate choice (bulk or SOI) to face the challenges beyond the 10 nm generation [2]. However, all kinds of multigate transistors and nanowire devices are also investigated for advanced technology node applications such as analog circuits, dynamic threshold operation [3], one-transistor (1T) capacitorless memory devices [4,5] working like gateless [6] or like biristor [7] devices and cylindrical vertical FETs for non-volatile memories [8].

In the last decade it became clear that low-frequency (LF) noise is not only an important figure of merit for both analog and mixed-signal applications, but that LF noise analysis is a very powerful and sensitive tool to reveal and quantify the presence of defects both in the dielectric layer, in the channel region and at their interfaces [9–13] which is directly impacting the quality of electronic devices.

Generally, large variations in noise levels from device to device are observed. The LF noise origin has been related to either number

[14] or mobility fluctuations [15], while the surface roughness of the fin can have a pronounced impact on the noise. Previous noise studies on bulk triple-gate FinFETs have revealed a combination of  $1/f$ -like noise and GR noise to be present in linear operation [3,16], and showing that the flicker noise usually is dominated by the number fluctuations or gate-oxide trapping mechanism. GR noise centers both in the silicon fin and in the gate oxide contribute Lorentzians to the noise spectrum [14].

Low-frequency noise characterization is also applied to advanced memory devices in order to obtain more information on the defects affecting their performance. The study of generation–recombination (GR) centers in Bulk FinFETs is very important for analyzing the data retention [15]. Operating the devices in the dynamic threshold mode, which is beneficial for analog applications, has no consequences for the noise behavior [16].

## 2. Experimental

The process splits have been fabricated on 300 mm Czochralski Si wafers, employing a Fin height  $H_{\text{Fin}}$  of about 65 nm and 5 parallel fins. The investigated standard n-channel Bulk FinFETs with extensions have an undoped channel and the gate dielectric consists for some devices of 5 nm  $\text{SiO}_2$ , while all the others have been processed with 2.5 nm  $\text{SiON}$  capped with 5 nm Plasma-Enhanced Atomic Layer Deposited (PE-ALD)  $\text{TiN}$  and 100 nm poly-silicon. The gate oxide thickness is not scaled too aggressively to reduce the gate leakage current and its potential impact on retention in

\* Corresponding author. Tel.: +55 15 3238 3400x3449.

E-mail address: [gloria@sorocaba.unesp.br](mailto:gloria@sorocaba.unesp.br) (M.G.C. de Andrade).

1T memory applications. Well implants and a ground plane doping have been implemented in order to reduce the leakage currents between fins and the silicon substrate. The standard process flow up to metal-1 has been optimized for logic applications. More processing details can be found in [17].

We analyzed devices with a channel length ( $L$ ) of 70 nm and different fin widths  $W_{\text{Fin}}$  (10, 20, 40 and 65 nm) and also devices with  $W_{\text{Fin}} = 20$  nm and  $L$  of 45, 70, 90 and 1000 nm. The noise measurements were performed at 25 °C on wafer in linear operation at a drain bias  $V_D$  of 50 mV with the substrate contact grounded and the gate voltage ( $V_G$ ) stepped from weak to stronger inversion. The noise system relies on BTA hardware under control of ProPlusSolution software.

### 3. Results and discussion

The drain current and transconductance versus gate voltage are shown in Fig. 1 for Bulk FinFET transistors with different fin width ( $W_{\text{Fin}}$ ) and gate length ( $L$ ). As expected, one can clearly see that the maximum transconductance and drain current increase with fin width and the opposite behavior with the increasing length of the channel because the current is directly proportional to  $W$  (where  $W \cong W_{\text{Fin}} + 2 H_{\text{Fin}}$ ) and is inversely proportional to  $L$  [3].

A typical behavior of the drain current noise spectral density ( $S_{\text{id}}$ ) versus drain current ( $I_D$ ) in FinFETs devices is represented in Fig. 2 for a measurement frequency ( $f$ ) of 25 Hz, whereby  $S_{\text{id}}$  follows for low drain currents a quadratic law with the drain current. There are also clear GR humps in the  $S_{\text{id}}$  vs.  $I_D$  curves, indicating the presence of GR centers in the gate dielectric, as reported elsewhere in more detail [14].




Fig. 1. Drain current ( $I_D$ ) and Transconductance ( $g_m$ ) for 3D devices (Bulk FinFETs) with different fin width  $W_{\text{Fin}}$  (a) and channel length  $L$  (b).




Fig. 2. Noise spectral density ( $S_{\text{id}}$ ) versus drain current ( $I_D$ ) at  $f = 25$  Hz for Bulk FinFETs with different fin width  $W_{\text{Fin}}$  (a) and channel lengths (b).

The superposition of  $1/f$  noise and at higher frequencies a Lorentzian due to GR noise is shown in Fig. 3. GR noise is characterized by a plateau and at higher frequencies a roll off with  $1/f^2$  [11].


The normalized  $1/f$  noise spectral density ( $S_{\text{id}}/I_D^2$ ) at 25 Hz is shown in Fig. 4 together with  $(g_m/I_D)^2$  curves. A similar behavior of the two curves is an indication for number fluctuations. This corresponds with a plateau in weak inversion and a roll-off at higher  $I_D$  [18].

The input-referred noise spectral density ( $S_{\text{id}}/g_m^2$ ) is represented in Fig. 5. The constant value at low  $V_G$  confirms the trapping origin of the  $1/f$  noise. In this case, there is a plateau level around the threshold voltage ( $V_T$ ), from which an oxide trap density can be derived [14].


By analyzing the curves of  $S_{\text{id}}$  as a function of  $W_{\text{Fin}}$  for several devices, an increase of LF noise with the increase of  $W_{\text{Fin}}$  is observed. Device miniaturization, leading to a reduction of the number of carriers available for transport, gives rise to a greater sensitivity to inevitable device variations. It can be confirmed by analyzing Eq. (1) [19–21], where  $q$  is the elementary charge,  $\alpha_H$  is the Hooge parameter ( $10^{-3}$  a  $10^{-6}$ ),  $f$  is the frequency and  $C_{\text{ox}}$  is the gate oxide capacitance.

$$\frac{S_{\text{id}}}{I_D^2} = \frac{q \cdot \alpha_H}{f \cdot W \cdot L \cdot C_{\text{ox}} (V_G - V_T)} \quad (1)$$

On the one hand, it is possible to observe an increase of LF noise magnitude with the increase of  $L$  in the curves of  $S_{\text{id}}$  as a function of  $L$  when comparing devices with  $L = 1000$  nm with the other lengths. Some difference in strong inversion can be observed ( $L$  of 45, 70 and 90 nm) which can be attributed to the correlated mobility fluctuations [21,22].



**Fig. 3.** Noise spectral density ( $S_{id}$ ) versus frequency at  $V_G = 0.9$  V for Bulk FinFETs with different fin width  $W_{Fin}$  (a) and channel lengths (b).




**Fig. 4.** Normalized noise spectral density ( $S_{id}/I_D^2$ ) versus drain current ( $I_D$ ) at  $f = 25$  Hz for Bulk FinFETs with different fin width  $W_{Fin}$  (a) and channel lengths (b).

The corresponding current power spectral density ( $S_{id}$ ) for devices with different gate oxide thickness and materials is presented in Fig. 6. One can observe that the GR noise is more pronounced at higher gate voltage  $V_G$ , indicating that the responsible trap centers are residing in the gate dielectric and not in the silicon depletion region [11].


The noise behavior reported in Ref. [16] clearly shows that LF noise is more pronounced in the saturation region (at higher drain voltage  $V_D$ ). All devices show practically the same low-frequency noise magnitude indicating that they have a similar behavior with respect to the gate dielectric quality. In this case the noise is weakly affected only by the thickness of the two materials: conventional  $SiO_2$  and SiON [13,23].

The devices processed with 5 nm  $SiO_2$  as a gate dielectric are used for memory application. These devices have lower gate leakage current and are more resistive at higher gate voltage. One of the important metrics for memory operation is the retention time of the stored hole charge in case of n-channel transistors. The narrow devices have fully depleted fins and no holes can be stored in the 1-state there, so that the charges are stored in the ground plane near the drain region [24] by recombining with generated electrons or by tunneling through the gate oxide. The 0-state can be compromised by hole generation by thermally or field-assisted mechanisms.

The fact that the charges are stored outside the fin, away from the Si/ $SiO_2$  interfaces indicates that gate oxide traps will not contribute significantly to the charge retention, while, on the contrary, bulk defects can have a strong impact. This implies that no correlation is expected with the  $1/f$  noise magnitude, while GR Lorentzians due to fin defects are a fingerprint of excess charge generation.



**Fig. 5.** Input-referred voltage noise spectral density ( $S_{id}/g_m^2$ ) versus gate voltage ( $V_G$ ) at  $f = 25$  Hz for Bulk FinFETs with different fin width  $W_{Fin}$  (a) and channel lengths (b).



**Fig. 6.** Noise spectral density ( $S_{id}$ ) versus frequency at  $V_G = 0.9$  V (a) and  $V_G = 0.4$  V (b) for Bulk FinFETs with different gate oxide material.

#### 4. Conclusions

This work presented an experimental study of the low frequency noise in 3D devices with different fin widths  $W_{Fin}$ , channel lengths and gate dielectrics. The measurements have identified both  $1/f$  and GR noise contributions. The  $1/f$ -noise is caused by trapping and detrapping of carriers by defects in the gate oxide. In fact, the presence of GR centers in the gate oxide, derived from the excess Lorentzian noise is in further support of this interpretation.

#### Acknowledgements

The authors would like to acknowledge the Brazilian research-funding agencies CNPq, CAPES and FAPESP for the support for developing this work.

#### References

- [1] C. Auth et al., A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors, in: IEEE Symposium on VLSI Technology, 2012, pp. 131–132.
- [2] T.B. Hook, F. Alliberto, K. Balakrishnan, B. Doris, D. Guo, N. Mavilla, E. Nowak, G. Tsutsui, R. Southwick, Strane, Xin Sun, SOI FinFET versus bulk FinFET for 10 nm and below, in: SOI-3D-Subthreshold Microelectronics Technology Unified Conference, 2014, pp. 1–3.
- [3] M.G.C. Andrade, J.A. Martino, M. Aoulaiche, N. Collaert, E. Simoen, C. Claeys, *Microelectron. Reliab.* 54 (2014) 2349–2354.
- [4] N. Collaert, M. Aoulaiche, M. Rakowski, A. Redolfi, B. De Wachter, J. Van Houdt, M. Jurczak, *IEEE Electron Device Lett.* 30 (12) (2009) 1377–1379.
- [5] Jin-Woo Han et al., *IEEE Electron Device Lett.* 29 (6) (2008) 632–634.
- [6] Jin-Woo Han, Choi Yang-Kyu, Bistable resistor (biristor) – gateless silicon nanowire memory, in: Symposium on VLSI Technology, 2010, pp. 171–172.
- [7] Jin-Woo Han, Yang-Kyu Choi, *IEEE Electron Device Lett.* 31 (8) (2010) 797–799.
- [8] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sat, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, A. Nitayama, Bit cost scalable technology with punch and plug process for ultra high density flash memory, in: IEEE Symposium on VLSI Technology, 2007, pp. 14–15.
- [9] E.G. Ioannidis, C.A. Dimitriadis, S. Haendler, R.A. Bianchi, J. Jomaah, G. Ghibaudo, *Solid-State Electron.* 76 (2012) 54–59.
- [10] R. Kolarova, T. Skotnicki, J.A. Chroboczek, *Microelectron. Reliab.* 41 (2001) 579–585.
- [11] I. Lartigue, J.M. Routoure, W. Guo, B. Cretu, R. Carin, A. Mercha, C. Claeys, E. Simoen, *J. Appl. Phys.* 101 (2007), 104511-1–104511-5.
- [12] J.S. Lee, Y.K. Choi, D. Ha, T.J. King, J. Bokor, *IEEE Electron Device Lett.* 23 (12) (2002) 722–724.
- [13] P. Magnone et al., *IEEE Trans. Mater. Reliab.* 9 (2) (2009) 180–189.
- [14] E. Simoen, M. Aoulaiche, N. Collaert, C. Claeys, Low-frequency noise in triple-gate n-channel bulk FinFETs, in: Proc. 21st International Conference on Noise and Fluctuations, 2011, pp. 127–131.
- [15] E. Simoen, M.G.C. Andrade, M. Aoulaiche, N. Collaert, C. Claeys, *IEEE Trans. Electron Devices* 59 (5) (2012) 1272–1278.
- [16] M.G.C. Andrade, J.A. Martino, E. Simoen, C. Claeys, *IEEE Electron Device Lett.* 32 (11) (2011) 1597–1598.
- [17] N. Collaert, M. Aoulaiche, B. De Wachter, M. Rakowski, A. Redolfi, S. Brus, A. De Keersgieter, N. Horiguchi, L. Altissime, M. Jurczak, A low-voltage biasing scheme for aggressively scaled bulk FinFET 1T-DRAM featuring 10 s retention at 85 °C, in: Symposium on VLSI Technology, 2010, pp. 161–162.
- [18] G. Ghibaudo, O. Roux-dit-Buisson, J. Brini, *Phys. Status Solidi A* 132 (2) (1992) 571–578.
- [19] L.K.J. Vandamme, X. Li, D. Rigaud, *IEEE Trans. Electron Devices* 4111 (1994) 1936–1945.
- [20] A.L. Mc Whorter, in: H. Kingston (Ed.), *Semiconductor Surface Physics*, Univ. Pennsylvania Press, Philadelphia, PA, 1957, p. 207.
- [21] K.K. Hung, P.K. Ko, C. Hu, Y.C. Cheng, *IEEE Trans. Electron Devices* 37 (1990) 654–665.
- [22] G. Ghibaudo, O. Roux, J. Brini, *Phys. Status Solidi A* 24 (2) (1991) 571–581.
- [23] P. Delcroix, S. Blonkowski, M. Kogelschatz, M. Rafik, O. Gourhant, D. JeanJean, R. Beneyton, D. Roy, X. Federspiel, F. Martin, X. Garros, H. Grampeix, R. Gassilloud, *Solid-State Electron.* 52 (8) (2011) 1376–1379.
- [24] M.G.C. Andrade, L.M. Almeida, J.A. Martino, M. Aoulaiche, N. Collaert, E. Simoen, C. Claeys, Floating body effect on n-channel bulk FinFETs for memory application, in: International Caribbean Conference on Devices, Circuits and Systems, 2014, pp. 1–5.