Logotipo do repositório
 

Publicação:
Performance evaluation of Tunnel-FET basic amplifier circuits

dc.contributor.authorRangel, R. S.
dc.contributor.authorAgopian, P. G. D. [UNESP]
dc.contributor.authorMartino, J. A.
dc.contributor.authorMurphy, R. S.
dc.contributor.institutionUniversidade de São Paulo (USP)
dc.contributor.institutionCI Brasil Program CT SP
dc.contributor.institutionUniversidade Estadual Paulista (Unesp)
dc.date.accessioned2019-10-04T12:14:12Z
dc.date.available2019-10-04T12:14:12Z
dc.date.issued2019-01-01
dc.description.abstractThis work analyzes the performance of measured Tunneling Field-Effect Transistors (TFET) when applied to analog circuits. The method uses a look-up table based behavioral model, taking the experimental results from a fabricated silicon pTFET as input. The Verilog-A behavioral language is used to implement the TFET model, enabling the use with spice-like simulators along with passive and active elements, achieving bigger circuits than other implementations involving numerical multiphysics simulation of the device. The model is further incremented with device capacitances, and the response of analog circuits is considered. An Operational Transconductance Amplifier (OTA) is presented, showing near 130 dB open-loop gain and 18.9nW power consumption.en
dc.description.affiliationUniv Sao Paulo, LSI PSI USP, Sao Paulo, Brazil
dc.description.affiliationCI Brasil Program CT SP, Sao Paulo, Brazil
dc.description.affiliationSao Paulo State Univ UNESP, Sao Joao Da Boa Vista, Brazil
dc.description.affiliationUnespSao Paulo State Univ UNESP, Sao Joao Da Boa Vista, Brazil
dc.description.sponsorshipFundação de Amparo à Pesquisa do Estado de São Paulo (FAPESP)
dc.description.sponsorshipConselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq)
dc.format.extent21-24
dc.identifier.citation2019 Ieee 10th Latin American Symposium On Circuits & Systems (lascas). New York: Ieee, p. 21-24, 2019.
dc.identifier.issn2330-9954
dc.identifier.lattes0496909595465696
dc.identifier.orcid0000-0002-0886-7798
dc.identifier.urihttp://hdl.handle.net/11449/184507
dc.identifier.wosWOS:000469514000006
dc.language.isoeng
dc.publisherIeee
dc.relation.ispartof2019 Ieee 10th Latin American Symposium On Circuits & Systems (lascas)
dc.rights.accessRightsAcesso abertopt
dc.sourceWeb of Science
dc.subjectTFET
dc.subjectCircuit Simulation
dc.subjectVerilog-A
dc.titlePerformance evaluation of Tunnel-FET basic amplifier circuitsen
dc.typeTrabalho apresentado em eventopt
dcterms.licensehttp://www.ieee.org/publications_standards/publications/rights/rights_policies.html
dcterms.rightsHolderIeee
dspace.entity.typePublication
unesp.author.lattes0496909595465696[2]
unesp.author.orcid0000-0002-0886-7798[2]
unesp.campusUniversidade Estadual Paulista (UNESP), Faculdade de Engenharia, São João da Boa Vistapt

Arquivos