Design of CMOS Current-mode Multiplier-Divider circuit for type-2 FLC Applications

Página do item simplificado
dc.contributor.authorSantos, Rodrigo Bispo dos [UNESP]
dc.contributor.authorRocha Rizol, Paloma M. S. [UNESP]
dc.contributor.authorMesquita, Leonardo [UNESP]
dc.contributor.authorArnaud, A.
dc.contributor.authorSilveira, F.
dc.contributor.authorGarcia, L.
dc.contributor.institutionUniversidade Estadual Paulista (Unesp)
dc.date.accessioned2018-11-27T19:23:16Z
dc.date.available2018-11-27T19:23:16Z
dc.date.issued2015-01-01
dc.description.abstractThe design of a low voltage current-mode CMOS multiplier/divider circuit is presented in this paper. This circuit is used to implement the type-reducer block of Type-2 Fuzzy Logic Controller chip. The simulation results of multiplier/divider circuit have been done in CMOS 0.35 mu m technology through Pspice software using a single supply voltage of 1.8V.en
dc.description.affiliationUniv Estadual Paulista, Sao Paulo, Brazil
dc.description.affiliationUnespUniv Estadual Paulista, Sao Paulo, Brazil
dc.format.extent4
dc.identifier.citation2015 Ieee 6th Latin American Symposium On Circuits & Systems (lascas). New York: Ieee, 4 p., 2015.
dc.identifier.issn2330-9954
dc.identifier.lattes9338079447464341
dc.identifier.urihttp://hdl.handle.net/11449/165265
dc.identifier.wosWOS:000380477800072
dc.language.isoeng
dc.publisherIeee
dc.relation.ispartof2015 Ieee 6th Latin American Symposium On Circuits & Systems (lascas)
dc.rights.accessRightsAcesso aberto
dc.sourceWeb of Science
dc.subjectcomponent
dc.subjectMultiplier/divider
dc.subjectType-2 fuzzy logic
dc.subjectInterval type-2 fuzzy logic controller
dc.titleDesign of CMOS Current-mode Multiplier-Divider circuit for type-2 FLC Applicationsen
dc.typeTrabalho apresentado em evento
dcterms.licensehttp://www.ieee.org/publications_standards/publications/rights/rights_policies.html
dcterms.rightsHolderIeee
unesp.author.lattes9338079447464341[5]

Arquivos

Coleções

Artigos - Engenharia Elétrica - FEG