Performance Comparison of Speculative Taskloop and OpenMP-for-Loop Thread-Level Speculation on Hardware Transactional Memory
Nenhuma Miniatura disponível
Data
2022-01-01
Autores
Salamanca, Juan [UNESP]
Título da Revista
ISSN da Revista
Título de Volume
Editor
Resumo
Speculative Taskloop (STL) is a loop parallelization technique that takes the best of Task-based Parallelism and Thread-Level Speculation to speed up loops with may loop-carried dependencies that were previously difficult for compilers to parallelize. Previous studies show the efficiency of STL when implemented using Hardware Transactional Memory and the advantages it offers compared to a typical DOACROSS technique such as OpenMP ordered. This paper presents a performance comparison between STL and a previously proposed technique that implements Thread-Level Speculation (TLS) in the for worksharing construct (FOR-TLS) over a set of loops from cbench and SPEC2006 benchmarks. The results show interesting insights on how each technique can be more appropriate depending on the characteristics of the evaluated loop. Experimental results reveal that by implementing both techniques on top of HTM, speed-ups of up to 2.41× can be obtained for STL and up to 2× for FOR-TLS.
Descrição
Palavras-chave
Hardware Transactional Memory, OpenMP, parallel for, taskloop, Thread-Level Speculation
Como citar
Proceedings - 2022 21st International Symposium on Parallel and Distributed Computing, ISPDC 2022, p. 83-90.