A phase-shifting control for variable frequency multi-cells interleaved boost pre-regulator based on FPGA device
dc.contributor.author | Canesin, C. A. | |
dc.contributor.author | Goncalves, F. A. S | |
dc.contributor.institution | Universidade Estadual Paulista (Unesp) | |
dc.date.accessioned | 2014-05-20T15:23:27Z | |
dc.date.available | 2014-05-20T15:23:27Z | |
dc.date.issued | 2006-01-01 | |
dc.description.abstract | In this paper were investigated phase-shift control strategies applied to a four cells interleaved high input-power-factor pre-regulator boost rectifier, operating in critical conduction mode, using a non-dissipative commutation cells and frequency modulation. The digital control has been developed using a hardware description language (VHDL) and implemented using the XC2S200E-SpartanII-E/Xilinx FPGA, performing a true critical conduction operation mode for a generic number of interleaved cells. Experimental results are presented, in order to verify the feasibility and performance of the proposed digital control, through the use of a Xilinx FPGA device. | en |
dc.description.affiliation | São Paulo State Univ, FEIS, Dept Elect Engn, BR-15385000 Ilha Solteira, SP, Brazil | |
dc.description.affiliationUnesp | São Paulo State Univ, FEIS, Dept Elect Engn, BR-15385000 Ilha Solteira, SP, Brazil | |
dc.format.extent | 1432-1435 | |
dc.identifier | http://dx.doi.org/10.1109/ISIE.2006.295682 | |
dc.identifier.citation | 2006 IEEE International Symposium on Industrial Electronics, Vols 1-7. New York: IEEE, p. 1432-1435, 2006. | |
dc.identifier.doi | 10.1109/ISIE.2006.295682 | |
dc.identifier.lattes | 6427185658143370 | |
dc.identifier.uri | http://hdl.handle.net/11449/34231 | |
dc.identifier.wos | WOS:000244382902072 | |
dc.language.iso | eng | |
dc.publisher | IEEE | |
dc.relation.ispartof | 2006 IEEE International Symposium on Industrial Electronics, Vols 1-7 | |
dc.rights.accessRights | Acesso aberto | |
dc.source | Web of Science | |
dc.title | A phase-shifting control for variable frequency multi-cells interleaved boost pre-regulator based on FPGA device | en |
dc.type | Trabalho apresentado em evento | |
dcterms.license | http://www.ieee.org/publications_standards/publications/rights/rights_policies.html | |
dcterms.rightsHolder | IEEE | |
unesp.author.lattes | 6427185658143370[1] | |
unesp.author.orcid | 0000-0003-3853-5994[1] | |
unesp.campus | Universidade Estadual Paulista (Unesp), Faculdade de Engenharia, Ilha Solteira | pt |
unesp.department | Engenharia Elétrica - FEIS | pt |
Arquivos
Licença do Pacote
1 - 1 de 1
Nenhuma Miniatura disponível
- Nome:
- license.txt
- Tamanho:
- 1.71 KB
- Formato:
- Item-specific license agreed upon to submission
- Descrição: