Publication: n-Channel bulk and DTMOS FinFETs: Investigation of GIDL and gate leakage currents
Loading...
Date
Advisor
Coadvisor
Graduate program
Undergraduate course
Journal Title
Journal ISSN
Volume Title
Publisher
Type
Work presented at event
Access right
Acesso aberto
Abstract
In this work GIDL (Gate Induced Drain Leakage) and Gate Leakage Currents (Ig) have been experimentally investigated for different dimensions of Bulk FinFETs with and without Dynamic Threshold MOS configuration (DTMOS) in linear and saturation regions. The results indicate that Bulk FinFETs present lower gate leakage currents than DTMOS FinFETs. In addition, an opposite IG behavior of those devices was observed when the channel lengths change. On the other hand, for long channels FinFETs the GIDL effect is lower in devices with DTMOS configuration because the benefit of DTMOS operation becomes higher.
Description
Keywords
Bulk, DTMOS, GIDL, IG, leakage current
Language
English
Citation
SBMicro 2016 - 31st Symposium on Microelectronics Technology and Devices: Chip on the Mountains, co-located 29th SBCCI - Circuits and Systems Design, 6th WCAS - IC Design Cases, 1st INSCIT - Electronic Instrumentation and 16th SForum - Undergraduate-Student Forum.
