Logotipo do repositório
 

Publicação:
A multi-cell variable frequency interleaved ZCS boost rectifier digitally controlled by FPGA

dc.contributor.authorCanesin, C. A.
dc.contributor.authorGoncalves, F. A. S.
dc.contributor.institutionUniversidade Estadual Paulista (Unesp)
dc.date.accessioned2014-05-20T15:23:26Z
dc.date.available2014-05-20T15:23:26Z
dc.date.issued2006-01-01
dc.description.abstractThis paper presents a multi-cell single-phase high power factor boost rectifier in interleave connection, operating in critical conduction mode, employing a soft-switching technique, and controlled by Field Programmable Gate Array (FPGA). The soft-switching technique is based on zero-current-switching (ZCS) cells, providing ZC (zero-current) turn-on and ZCZV (zero-current-zero-voltage) turn-off for the active switches, and ZV (zero-vohage) turn-on and ZC (zero-current) turn-off for the boost diodes. The disadvantages related to reverse recovery effects of boost diodes operated in continuous conduction mode (additional losses, and electromagnetic interference (EMI) problems) are minimized, due to the operation in critical conduction mode. In addition, due to the interleaving technique, the rectifier's features include the reduction in the input current ripple, the reduction in the output voltage ripple, the use of low stress devices, low volume for the EMI input filter, high input power factor (PF), and low total harmonic distortion (THD) in the input current, in compliance with the IEC61000-3-2 standards. The digital controller has been developed using a hardware description language (VHDL) and implemented using a XC2S200E-SpartanII-E/Xilinx FPGA device, performing a true critical conduction operation mode for all interleaved cells, and a closed-loop to provide the output voltage regulation, like as a preregulator rectifier. Experimental results are presented for a implemented prototype with two and with four interleaved cells, 400V nominal output voltage and 220V(rms) nominal input voltage, in order to verify the feasibility and performance of the proposed digital control through the use of a FPGA device.en
dc.description.affiliationSão Paulo State Univ, FEIS, Dept Elect Engn, BR-15385000 Ilha Solteira, SP, Brazil
dc.description.affiliationUnespSão Paulo State Univ, FEIS, Dept Elect Engn, BR-15385000 Ilha Solteira, SP, Brazil
dc.format.extent1382-1387
dc.identifierhttp://dx.doi.org/10.1109/ISIE.2006.295674
dc.identifier.citation2006 IEEE International Symposium on Industrial Electronics, Vols 1-7. New York: IEEE, p. 1382-1387, 2006.
dc.identifier.doi10.1109/ISIE.2006.295674
dc.identifier.lattes6427185658143370
dc.identifier.urihttp://hdl.handle.net/11449/34230
dc.identifier.wosWOS:000244382902064
dc.language.isoeng
dc.publisherIEEE
dc.relation.ispartof2006 IEEE International Symposium on Industrial Electronics, Vols 1-7
dc.rights.accessRightsAcesso aberto
dc.sourceWeb of Science
dc.titleA multi-cell variable frequency interleaved ZCS boost rectifier digitally controlled by FPGAen
dc.typeTrabalho apresentado em evento
dcterms.licensehttp://www.ieee.org/publications_standards/publications/rights/rights_policies.html
dcterms.rightsHolderIEEE
dspace.entity.typePublication
unesp.author.lattes6427185658143370[1]
unesp.author.orcid0000-0003-3853-5994[1]
unesp.campusUniversidade Estadual Paulista (UNESP), Faculdade de Engenharia, Ilha Solteirapt
unesp.departmentEngenharia Elétrica - FEISpt

Arquivos

Licença do Pacote

Agora exibindo 1 - 1 de 1
Carregando...
Imagem de Miniatura
Nome:
license.txt
Tamanho:
1.71 KB
Formato:
Item-specific license agreed upon to submission
Descrição: