Silicon nanowire tunnel-FET differential amplifier using verilog-a lookup table approach
Carregando...
Arquivos
Fontes externas
Fontes externas
Data
Orientador
Coorientador
Pós-graduação
Curso de graduação
Título da Revista
ISSN da Revista
Título de Volume
Editor
Tipo
Trabalho apresentado em evento
Direito de acesso
Arquivos
Fontes externas
Fontes externas
Resumo
Electrical characterization of a silicon nanowire Tunnel Field Effect Transistor (TFET) is used to construct a lookup table in order to model and simulate analog circuit through Verilog-A approach. The performance of a differential amplifier with current mirror load is evaluated using the TFET lookup table model and the TSMC 130 nm CMOS process design kit. Both circuits are evaluated in two different bias, with the TFET circuit presenting 20 dB higher voltage gain and power consumption of at least three orders of magnitude smaller than CMOS technology. All the simulations were realized with Cadence Spectre software.
Descrição
Palavras-chave
circuit simulation, differential amplifier, lookup table, nanowire, TFET
Idioma
Inglês
Citação
SBMicro 2019 - 34th Symposium on Microelectronics Technology and Devices.
