Logo do repositório

Efficient Realization of Toffoli and NCV Circuits for IBM QX Architectures

dc.contributor.authorAlmeida, Alexandre A. A. de [UNESP]
dc.contributor.authorDueck, Gerhard W.
dc.contributor.authorRodrigues da Silva, Alexandre Cesar [UNESP]
dc.contributor.authorThomsen, M. K.
dc.contributor.authorSoeken, M.
dc.contributor.institutionUniversidade Estadual Paulista (Unesp)
dc.contributor.institutionUniv New Brunswick
dc.date.accessioned2020-12-10T19:40:33Z
dc.date.available2020-12-10T19:40:33Z
dc.date.issued2019-01-01
dc.description.abstractThe quantum computers available from IBM's QX project, implement circuits with Clifford+T gates. In order to implement Toffoli or NCV circuits in such architectures, they need to be mapped to Clifford+T gates. Another challenge is that some CNOT gates cannot be directly implemented in the IBM quantum computers and must be changed to comply with the specific architecture constrains. In this paper we propose a methodology to map Toffoli and NCV circuits such that they are compliant with a given IBM architecture. The proposed approach to accomplish this, is to find a set of low cost mappings for NCV and Toffoli circuits targeting IBM's architecture constraints. With this approach, the number of CNOT that need to be changed will be reduced, resulting in a smaller circuit regarding the number of gates. To evaluate the proposed approach, Toffoli circuits were mapped to Clifford+T and then realized on IBM's QX4 architecture. The benchmarks were compared with Toffoli circuits mapped without the methodology proposed in this paper and implemented on IBM QX4 using two different approaches. The results show that the proposed approach resulted in circuits with up to 67% fewer gates compared with Qiskit and with up to 50% fewer gates compared to a Clifford+T mapping algorithm.en
dc.description.affiliationFEIS Univ Estadual Paulista, Dept Elect Engn, Ilha Solteira, Brazil
dc.description.affiliationUniv New Brunswick, Fac Comp Sci, Fredericton, NB, Canada
dc.description.affiliationUnespFEIS Univ Estadual Paulista, Dept Elect Engn, Ilha Solteira, Brazil
dc.description.sponsorshipCoordenação de Aperfeiçoamento de Pessoal de Nível Superior (CAPES)
dc.description.sponsorshipConselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq)
dc.description.sponsorshipNSERC
dc.description.sponsorshipIdCAPES: 88881.189547/2018-01
dc.description.sponsorshipIdCNPq: 309193/2015-0
dc.description.sponsorshipIdCAPES: 001
dc.format.extent131-145
dc.identifierhttp://dx.doi.org/10.1007/978-3-030-21500-2_8
dc.identifier.citationReversible Computation (rc 2019). Cham: Springer International Publishing Ag, v. 11497, p. 131-145, 2019.
dc.identifier.doi10.1007/978-3-030-21500-2_8
dc.identifier.issn0302-9743
dc.identifier.urihttp://hdl.handle.net/11449/196312
dc.identifier.wosWOS:000495360400008
dc.language.isoeng
dc.publisherSpringer
dc.relation.ispartofReversible Computation (rc 2019)
dc.sourceWeb of Science
dc.subjectIBM QX architectures
dc.subjectToffoli circuits
dc.subjectNCV circuits
dc.titleEfficient Realization of Toffoli and NCV Circuits for IBM QX Architecturesen
dc.typeTrabalho apresentado em evento
dcterms.licensehttp://www.springer.com/open+access/authors+rights?SGWID=0-176704-12-683201-0
dcterms.rightsHolderSpringer
dspace.entity.typePublication
unesp.departmentEngenharia Elétrica - FEISpt

Arquivos