Winner-take-all circuit using CMOS technology
dc.contributor.author | Oki, N. | |
dc.contributor.institution | Universidade Estadual Paulista (Unesp) | |
dc.date.accessioned | 2014-05-20T13:28:56Z | |
dc.date.available | 2014-05-20T13:28:56Z | |
dc.date.issued | 1999-01-01 | |
dc.description.abstract | In this paper is presented an implementation of winner-take-all circuit using CMOS technology. In the proposed configuration the inputs are current and the outputs voltage. The simulation results show that the circuit can be a winner if its input is larger than the other by 2 mu A. The simulation also shows that the response time is 100ns at a 0.2pF load capacitance. To demonstrate the functionality of the proposed circuit, a two-input winner take all circuit was built and tested by using discrete CMOS transistor array (CD40071). | en |
dc.description.affiliation | UNESP, FEIS, DEE, São Paulo, Brazil | |
dc.description.affiliationUnesp | UNESP, FEIS, DEE, São Paulo, Brazil | |
dc.format.extent | 568-570 | |
dc.identifier | http://dx.doi.org/10.1109/MWSCAS.1998.759556 | |
dc.identifier.citation | 1998 Midwest Symposium on Circuits and Systems, Proceedings. Los Alamitos: IEEE Computer Soc, p. 568-570, 1999. | |
dc.identifier.doi | 10.1109/MWSCAS.1998.759556 | |
dc.identifier.lattes | 1525717947689076 | |
dc.identifier.uri | http://hdl.handle.net/11449/9667 | |
dc.identifier.wos | WOS:000079563200132 | |
dc.language.iso | eng | |
dc.publisher | IEEE Computer Soc | |
dc.relation.ispartof | 1998 Midwest Symposium on Circuits and Systems, Proceedings | |
dc.rights.accessRights | Acesso aberto | |
dc.source | Web of Science | |
dc.title | Winner-take-all circuit using CMOS technology | en |
dc.type | Trabalho apresentado em evento | |
dcterms.license | http://www.ieee.org/publications_standards/publications/rights/rights_policies.html | |
dcterms.rightsHolder | IEEE Computer Soc | |
dspace.entity.type | Publication | |
unesp.author.lattes | 1525717947689076 | |
unesp.campus | Universidade Estadual Paulista (UNESP), Faculdade de Engenharia, Ilha Solteira | pt |
unesp.department | Engenharia Elétrica - FEIS | pt |
Arquivos
Licença do pacote
1 - 1 de 1
Carregando...
- Nome:
- license.txt
- Tamanho:
- 1.71 KB
- Formato:
- Item-specific license agreed upon to submission
- Descrição: