Zero Temperature Coefficient Behavior for Advanced MOSFETs
Nenhuma Miniatura disponível
Data
2016-01-01
Orientador
Coorientador
Pós-graduação
Curso de graduação
Título da Revista
ISSN da Revista
Título de Volume
Editor
Ieee
Tipo
Trabalho apresentado em evento
Direito de acesso
Acesso aberto
Resumo
In this work the Zero Temperature Coefficient (ZTC) is investigated experimentally using state-of-the-art industrial technologies like Ultra-Thin Body and Buried Oxide (UTBB) and triple-gate FinFETs (irradiated and/or strained devices), both fabricated on Silicon On lnsulator (SOI) wafers. A simple analytical model to analyze the behavior of the gate-source voltage at the Zero Temperature Coefficient point (V-ZTC) is validated for these advanced devices. Although simple, the model predictions have shown good agreement with the experimental results and can be useful for low-power low-voltage analog circuit designers, where biasing at/near the ZTC point should result in low thermal drift of the circuit operation.
Descrição
Palavras-chave
Idioma
Inglês
Como citar
2016 13th Ieee International Conference On Solid-state And Integrated Circuit Technology (icsict). New York: Ieee, p. 785-788, 2016.