Low voltage four-quadrant current multiplier: an improved topology for n-well CMOS process
Loading...
External sources
External sources
Date
Authors
Advisor
Coadvisor
Graduate program
Undergraduate course
Journal Title
Journal ISSN
Volume Title
Publisher
Springer
Springer Nature
Springer Nature
Type
Abstract
Access right
Acesso restrito
External sources
External sources
Abstract
An analog CMOS current multiplier building block for low voltage applications using an n-well process is presented. The multiplier equations are derived to proof its linear characteristic, and then a low voltage design is proposed. Post layout simulation in a 0.35 mu m AMS CMOS. process and 1.5 V supply voltage shows a THD of 0.84% at 10 MHz and a frequency response bandwidth of 140 MHz.
Description
Language
English
Citation
Analog Integrated Circuits and Signal Processing. Dordrecht: Springer, v. 65, n. 1, p. 61-66, 2010.
