Logotipo do repositório
 

Publicação:
Comparing LQG/LTR and the SDRE techniques for hybrid fully-connected PLL network control

dc.contributor.authorBueno, Atila Madureira [UNESP]
dc.contributor.authorTusset, Angelo Marcelo
dc.contributor.authorCorrea, Diego Paolo Ferruzzo
dc.contributor.authorPiqueira, José Roberto Castilho
dc.contributor.authorBalthazar, José Manoel [UNESP]
dc.contributor.institutionUniversidade Estadual Paulista (UNESP)
dc.contributor.institutionUniversidade de São Paulo (USP)
dc.date.accessioned2022-04-29T07:14:21Z
dc.date.available2022-04-29T07:14:21Z
dc.date.issued2013-01-01
dc.description.abstractSynchronization plays an important role in telecommunication systems and integrated circuits. The Master-Slave is a commonly used strategy for clock signal distribution. However, due to the wireless networks development and the higher operation frequency of integrated circuits, the Mutually-Connected clock distribution strategies are becoming important, and the Fully-Connected strategy appears as a convenient engineering solution. The main drawback of the Fully-Connected architecture is the definition of control algorithms that assure the stability of the network sinchronization. In hybrid synchronization techniques groups of nodes synchronized by the Fully-Connected architecture are synchronized with network master clocks by using the Master-Slave tecnique. In this arrangement, if a route of clock signal distribution becomes inoperative, the group of Fully-Connected nodes retain for some time the original phaseand frequency received from the network. The Fully-Connected architecture complexity imposes difficulties to satisfy both stability and performance requirements in the control system design. For that reason the multi-variable LQG/LTR and the SDRE control techniques are applied in order to fulfill both stability and performance requirements. The performance of both techniques are compared, and the results seems to confirm the improvement in the transient response and in the precision of the clock distribution process. Copyright © 2013 by ASME.en
dc.description.affiliationAutom. and Control Eng. Department, São Paulo State University-UNESP, Campus Experimental de Sorocaba, Avenida Tr ès de Marco, 511, 18087-180-Sorocaba, SP
dc.description.affiliationDepartment of Electronics, Fed. Tech. University of Paraná, Campus de Ponta Grossa, Ponta Grossa-Paraná
dc.description.affiliationTelec. and Control Eng. Department, Polytechnic School-EPUSP, University of São Paulo
dc.description.affiliationDep. of Stat. Appl. Math. and Comput, São Paulo State University-UNESP, Rio-Claro-SP
dc.description.affiliationUnespAutom. and Control Eng. Department, São Paulo State University-UNESP, Campus Experimental de Sorocaba, Avenida Tr ès de Marco, 511, 18087-180-Sorocaba, SP
dc.description.affiliationUnespDep. of Stat. Appl. Math. and Comput, São Paulo State University-UNESP, Rio-Claro-SP
dc.identifierhttp://dx.doi.org/10.1115/DETC2013-12649
dc.identifier.citationProceedings of the ASME Design Engineering Technical Conference, v. 8.
dc.identifier.doi10.1115/DETC2013-12649
dc.identifier.scopus2-s2.0-84896944517
dc.identifier.urihttp://hdl.handle.net/11449/227641
dc.language.isoeng
dc.relation.ispartofProceedings of the ASME Design Engineering Technical Conference
dc.sourceScopus
dc.titleComparing LQG/LTR and the SDRE techniques for hybrid fully-connected PLL network controlen
dc.typeTrabalho apresentado em evento
dspace.entity.typePublication
unesp.campusUniversidade Estadual Paulista (UNESP), Instituto de Ciência e Tecnologia, Sorocabapt
unesp.campusUniversidade Estadual Paulista (UNESP), Instituto de Geociências e Ciências Exatas, Rio Claropt
unesp.departmentEngenharia de Controle e Automação - ICTSEstatística, Matemática Aplicada e Computação - IGCEpt

Arquivos