HW/SW for an intelligent transducer network based on IEEE 1451 standard
dc.contributor.author | Batista, E. A. | |
dc.contributor.author | Gonda, L. | |
dc.contributor.author | Silva, A. C. R. | |
dc.contributor.author | Rossi, S. R. | |
dc.contributor.author | Pereira, M. C. | |
dc.contributor.author | Carvalho, A. A. de | |
dc.contributor.author | Cugnasca, C. E. | |
dc.contributor.institution | Universidade Federal de Mato Grosso do Sul (UFMS) | |
dc.contributor.institution | Universidad Nacional del Centro de Buenos Aires (UNICEN) | |
dc.contributor.institution | Universidade Estadual Paulista (Unesp) | |
dc.contributor.institution | Universidade Católica Dom Bosco (UCDB) | |
dc.contributor.institution | Universidade de São Paulo (USP) | |
dc.date.accessioned | 2014-05-27T11:26:21Z | |
dc.date.available | 2014-05-27T11:26:21Z | |
dc.date.issued | 2012-01-01 | |
dc.description.abstract | This work describes a hardware/software co-design system development, named IEEE 1451 platform, to be used in process automation. This platform intends to make easier the implementation of IEEE standards 1451.0, 1451.1, 1451.2 and 1451.5. The hardware was built using NIOS II processor resources on Alteras Cyclone II FPGA. The software was done using Java technology and C/C++ for the processors programming. This HW/SW system implements the IEEE 1451 based on a control module and supervisory software for industrial automation. © 2011 Elsevier B.V. | en |
dc.description.affiliation | Federal University of Mato Grosso Do sul Dept. of Electrical Engineering, Campo Grande-MS | |
dc.description.affiliation | Federal University of Mato Grosso Do sul College of Computing, Campo Grande-MS | |
dc.description.affiliation | University of São Paulo State Dept. of Electrical Engineering, Ilha Solteira-SP | |
dc.description.affiliation | Center of Buenos Aires Province National University Dept. of Electro-Mechanical Engineering | |
dc.description.affiliation | Dom Bosco Catholic University Computer and Engineering Research Group, Campo Grande-MS | |
dc.description.affiliation | Polytechnic School University of São Paulo, São Paulo-SP | |
dc.format.extent | 1-13 | |
dc.identifier | http://dx.doi.org/10.1016/j.csi.2011.05.009 | |
dc.identifier.citation | Computer Standards and Interfaces, v. 34, n. 1, p. 1-13, 2012. | |
dc.identifier.doi | 10.1016/j.csi.2011.05.009 | |
dc.identifier.issn | 0920-5489 | |
dc.identifier.scopus | 2-s2.0-81855217574 | |
dc.identifier.uri | http://hdl.handle.net/11449/73120 | |
dc.language.iso | eng | |
dc.relation.ispartof | Computer Standards and Interfaces | |
dc.relation.ispartofjcr | 1.465 | |
dc.relation.ispartofsjr | 0,378 | |
dc.rights.accessRights | Acesso restrito | |
dc.source | Scopus | |
dc.subject | FPGA | |
dc.subject | IEEE 1451 standard | |
dc.subject | Intelligent transducers | |
dc.subject | NIOS II processor | |
dc.subject | Control module | |
dc.subject | Hardware/software co-design | |
dc.subject | IEEE standards | |
dc.subject | IEEE-1451 | |
dc.subject | In-process | |
dc.subject | Industrial automation | |
dc.subject | Java technologies | |
dc.subject | Network-based | |
dc.subject | NIOS II | |
dc.subject | Processor resources | |
dc.subject | Computer software | |
dc.subject | Java programming language | |
dc.subject | Standards | |
dc.subject | Storms | |
dc.subject | Field programmable gate arrays (FPGA) | |
dc.title | HW/SW for an intelligent transducer network based on IEEE 1451 standard | en |
dc.type | Artigo | |
dcterms.license | http://www.elsevier.com/about/open-access/open-access-policies/article-posting-policy | |
unesp.author.lattes | 0250066159980825[6] | |
unesp.author.orcid | 0000-0001-8204-3482[6] |